Datasheet, Version 2.21, July 29th, 2005

System Basis Chip TLE 6266 G

 Integrated LS CAN, LDO and LS - HS Switches

Automotive and Industrial

Never stop thinking.

Edition 2005-07-01 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany

© Infineon Technologies AG 7/29/05. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (**www.infineon.com**).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

System Basis Chip Contract Contr

Datasheet

1 Features

- Standard Fault Tolerant differential CAN-Transceiver
- Bus Failure Management
- Low current consumption mode < 70µA
- CAN Data Transmission Rate up to 125 kBaud
- Low-Dropout Voltage Regulator 5V ± 2%
- Two Low Side Switches
- Three High Side Switches with internal Charge Pump
- Power On and Under-Voltage Reset Generator
- Vcc Supervisor
- Window Watchdog
- Flash Program Mode
- Programable Cyclic Wake Timing via SPI
- Integrated Fail-Safe Mechanism
- Standard 16 bit SPI-Interface
- Wide Input Voltage and Temperature Range
- Thermal Protection
- Enhanced Power P-DSO-Package
- Wakeup Input Pin

2 Description

The TLE 6266 G is a monolithic integrated circuit in an enhanced power P-DSO-28-18 package, which incorporates a failure tolerant low speed CAN-transceiver for differential mode data transmission, a low dropout voltage regulator for internal and external 5V supply as well as a 16 bit SPI interface to control and monitor the IC. Further there are integrated additional features like three high side switches, two low side switches, a window watchdog circuit and a reset circuit. The IC offers a low current consumption mode, that reduces the current to typ. 70µA.

The IC is designed to withstand the severe conditions of automotive applications and is optimized for low-speed data transmission (up to 125 kBaud).

Enhanced Power

3 Pin Configuration

(top view)

Figure 1 TLE 6266 Block Diagram

4 Pin Definitions and Functions

5 Functional Block Diagram

Figure 2 TLE 6266 G Functional Block Diagram

6 Circuit Description

The TLE 6266 G is a monolithic IC, which incorporates a failure tolerant low speed CANtransceiver for differential mode data transmission, a low dropout voltage regulator for internal and external 5V supply as well as a SPI interface to control and monitor the IC. Further there are three high side switches, two low side switches, a window watchdog circuit and a reset circuit integrated. **Figure 2** shows the block diagram of the TLE 6266.

6.1 Operation Modes

The TLE 6266 offers four different operation modes (see **Figure 3**), that are controlled via the SPI input bits 9,10 (mode bits M0,M1) as shown in **Table 1**: the *normal* operation mode, the *receive-only* mode, the V_{bat} stand-by mode and the *cyclic wake* operation mode.

The cyclic wake mode itself is subdivided into two modes: the *cyclic HS OFF* and the *cyclic HS ON* mode. Cyclic wake and V_{bat} stand-by mode are both designed for periods that do not require communication on the CAN-Bus but offer a low power mode. The lowest current consumption is achieved in the cyclic wake HS OFF mode.

Table 1 Operation modes bit settings

Normal Operation Mode

The normal operation mode is designed to receive and transmit data messages as well as to supply the ECU and control loads via HS- and LS- switches. RTL is switched to V_{CC} , RTH to GND. **Table 3** gives an overview about the available functions in this mode.

RxD-only Mode

In the receive-only mode the receiver stage is activated and the transmitter stage is deactivated. This means that data at the TxD input is not transmitted to the CAN bus but receiving of data is still possible. The CANL line is pulled-up to V_{CC} via the RTL output and CANH is pulled to GND via RTH. Furthermore, it is possible to bypass the signal at TxD to the RxD output during this mode.This mode is useful in combination to a dedicated network-management software that allows separate diagnosis for all nodes (see **Chapter 6.2**). **Table 3** gives an overview about the available functions in this mode.

*V***bat stand-by Mode**

In the V_{bat} stand-by mode the CAN transmitter and receiver stage are deactivated, to achieve a low power consumption. All other functions are active as in the normal mode (see **Table 3**). The CANL line is pulled-up to battery supply voltage via the RTL output and CANH pulled to GND via RTH. A wake-up request via a CAN message on the bus is immediately reported to the microcontroller by setting RxD=LOW. The wake pin WK is not active in this mode. A power-on condition (V_{bat}) pin is supplied) or a watchdog reset, automatically switches the TLE 6266 to V_{bat} stand-by mode. Also if the supply voltage drops below the specified limits (undervoltage reset), the transceiver is automatically switched to V_{bat} stand-by mode or power down mode, respectively.

Cyclic Wake Modes

In the cyclic wake operation mode the lowest power consumption is achieved. This mode consists of two states, the *Cyclic HS ON* and the *Cyclic HS OFF* mode. Everytime the cyclic HS ON mode is entered (from all other modes), a long open window is started.

In the **HS ON state** the transmitter, receiver and all switches, except the HS3 switch, are deactivated. The CANL line is pulled-up to battery supply voltage via the RTL output and CANH pulled to GND via RTH. A wake-up via CAN bus message sets the RxD output to LOW. Everytime the cyclic HS ON mode is entered , a long open window is started. If there is no valid watchdog trigger or a PWM transition into the HS OFF state during this time, a watchdog reset is activated. Only a correct trigger signal on the PWM pin causes a transition into the cyclic HS OFF state. This is called the "failsafe PWM" feature.

In the **HS OFF state**, almost all functions of the IC are deactivated(also HS3-switch). Only the wake-up input, the oscillator and the power-on reset circuit are activated. The oscillator is used to realize the HS3-cyclic wake function.This automatically switches to HS ON state after a programed time, to enabled HS3 (see **Table 2**).The CANL line is pulled-up to battery supply voltage via the RTL output and CANH pulled to GND via RTH. Only the wake up via CAN message sets the RxD to low (visible in HS ON state).

There are three possibilities to enter the cyclic HS ON mode from the HS OFF mode:

- the cyclic wake function $\overline{}$ - a CAN bus wake

- a rising edge at the wake-up pin

Table 2 SPI Bit settings for the cyclic wake function

Figure 3 State Diagram

Table 3 Operation mode table

 $1)$ only active when selected via SPI

²⁾ HS1 is controlled by the SPI input bit 1(activate HS1) and also the PWM input pin27 if the SPI input bit 11 (PWM enable) is set. In case both controls are active, the HS1 switch is masked by the SPI input bit 1 (see figure 12)

3) automatically disabled when a reset resp. watchdog reset occurs

⁴⁾ this function makes sure that the cyclic HS OFF mode can only be entered via a correct signal at the PWM pin

6.2 LS CAN Transceiver

The CAN transceiver TLE 6266 works as the interface between the CAN protocol controller and the physical CAN bus-lines. **Figure 4** shows the principle configuration of a CAN network.

Figure 4 CAN Network Example

In normal operation mode a differential signal is transmitted/received. When bus wiring failures are detected, the device automatically switches in a dedicated single-wire mode to maintain communication. While no data is transferred, the power consumption can be minimized by multiple low power operation modes. Further a receive-only mode is implemented that allows a separate CAN node diagnosis. During normal and RxD-only mode, RTL is switched to V_{CC} and RTH to GND. During V_{bat} stand-by and the cyclic wake mode, RTL is switched to V_S and RTH to GND.

Receive-only Mode

The receive only mode is designed for a special test procedure to check the bus connections. **Figure 5** shows a network consisting of 5 nodes. If the connection between node 1 and node 3 shall be tested, the nodes 2,4 and 5 are switched into receive only mode. Node 1 and node 3 are in normal mode. If node 1 sends a message, node 3 is the only node which can acknowledge the message, the other nodes can only listen but cannot send an acknowledge bit. If node 1 receives the acknowledge bit from node 3, the connection is OK.

Electromagnetic Emmision (EME)

To reduce radiated electromagnetic emission (EME), the dynamic slopes of the CANL and CANH signals are both limited and symmetric. This allows the use of an unshielded twisted or parallel pair of wires for the bus. During single-wire transmission (one of the

bus lines is affected by a bus line failure) the EME performance of the system is degraded from the differential mode.

Figure 5 Testing the Bus Connection in Receive-only Mode

6.3 Bus Failure Management

There are 9 different CAN bus wiring failures defined by the ISO 11519-2/ISO 11898-3 standard. These failures are devided into 7 failure groups (see **Table 4**). The difference between ISO11898-3 and ISO 11519-2 is also shown in **Table 4.** When a bus wiring failure is detected the device automatically switches to a dedicated CANH or CANL single-wire mode to maintain the communication if necessary. Therefore it is equipped with one differential receiver and four single ended comparators (two for each bus line).

To avoid false triggering by external RF influences, the single wire modes are activated after a certain delay time. As soon as the bus failure disappears the transceiver switches back to differential mode after another time delay.

The differential receiver threshold is set to typ. -2.5V. This ensures correct reception in the normal operation mode as well as in the failure cases 1, 2, 3a(6a) and 4(5) with a noise margin as high as possible. When one of the bus failures 3(6), 5(4), 6(3), 6a(3a), and 7 is detected, the defective bus wire is disabled by switching off the affected bus termination and output stage. The failure cases in brackets() are the failure cases according to ISO 11898-3. Simultaneously the multiplexing output of the receiver circuit is switched to the unaffected single ended comparator

The bus failures are monitored via the diagnosis protocoll of the SPI. Therefore it is possible to distinguish 6 CAN bus failures or failure groups on the SPI output bits 8 to 13 (see Table 4 and 5). The failures are reported until transmission of the next CAN word begins.

The SPI output bit 0 for CAN bus wiring failure can be read out without SPI transmission directly via the CSN pin (CSN=LOW). A transition of the CSN pin signal from LOW to HIGH resets the SPI diagnosis bit 0..

Table 4 CAN bus line failure cases (according to ISO 11519-2 and ISO 11898-3)

In case the transmission data input TxD is permanently dominant, both, the CANH and CANL transmitting stage are disabled after a certain delay time t_{TxD} . This is necessary to prevent the bus from being blocked by a defective protocol unit or short to GND at the TxD input..

Table 5 SPI output bits for bus failure diagnosis

In order to protect the transceiver output stages from being damaged by shorts on the bus lines, current limiting circuits are integrated. The CANL and CANH output stage respectively are protected by an additional temperature sensor, that disables them as soon as the junction temperature exceeds the maximum value. In the temperature shutdown condition of the CAN output stages receiving messages from the bus lines is still possible. A thermal shutdown of the CAN-transceiver circuit is monitored via the SPI output bit 15. The CANH and CANL pins are also protected against electrical transients which may occur in the severe conditions of automotive environments

6.4 Low Dropout Voltage Regulator

The TLE6266 is able to drive external 5V loads up to 45 mA. Its output voltage tolerance is less than \pm 2%. In addition the regulator circuit drives the internal loads like the CANtransceiver circuit. In the cyclic wake HS OFF operation mode the voltage regulator is switched on and off by a control mechanism (see **Chapter 6.5**).

The current limitation of the LDO is set to typ. 180mA, to grant that the external capacitor can be charged quickly. In normal operating mode the external current should be less then 45mA. This has to guaranteed by the system architecture.

An external reverse current protection is recommended to prevent the output capacitor from being discharged by negative transients or low input voltage.

Stability of the output voltage is guaranteed for output capacitors $C_{VCC} \ge 100$ nF. Nevertheless a lot of applications require a much larger output capacitance to buffer the output voltage in case of low input voltage or negative transients. Furthermore the due function of e.g. the reset and 3V-supervisor circuit are supported by a larger output capacitance because of their reaction times. Therefore a output capacitance $C_{VCC} \geq 22 \mu F$ is recommended.

6.5 LDO activation during Cyclic Wake HS OFF

During the cyclic wake HS OFF mode, the LDO is switched on and off, depending on the output voltage level, which is monitored internaly. **Figure 6** shows a detailed flowchart of the V_{cc} control loop and also a graph of the V_{CC} voltage and the thresholds in this mode. The voltage regulator is switched on as soon as the voltage at V_{CC} falls below the load-threshold V_{CCTH} to charge an external capacitor. The voltage at V_{CC} starts to decrease and when the $V_{CC TH}$ threshold is reached again, the capacitor is charged for additional 1ms. When the nominal voltage level V_{CC} is reached again, the voltage regulator is automatically deactivated to minimize the current consumption. The period of charging/decharging is dependant on the external stabilization capacitor at the V_{CC} pin. If the load is too high and V_{CC} falls below $V_{CC TH}$ for t>3µs, a reset is activated.

Figure 6 LDO activation flowchart for the cyclic wake HS OFF mode

6.6 3V-Supervisor

This feature is useful e.g. to monitor that the RAM data of the microcontroller might be damaged (prewarning) or the application is connected to V_S the first time(OEM production line).

The 3V-supervisor is available in all operation modes and has to be activated via the SPI input bit 7in normal operation mode. If the output voltage falls below the 3V-supervisor threshold V_{ST} , an internal flip-flop is set LOW and the SPI monitors this by setting output bit 7LOW. If the output voltage Vcc> 3V-supervisor threshold V_{ST} , the SPI output bit 7 is set HIGH.

The 3V supervisor uses a comparator to monitor the voltage. Additional, there is a possibility to disable this comparator in order to reduce the current consumption. To do this, set SPI input bit 15 first and in the next step set SPI input bit 7.

6.7 SPI (serial peripheral interface)

The 16-bit wide programming word or input word (see **Table 6**) is read in via the data input DI, and this is synchronized with the clock input CLK supplied by the µC. The diagnosis word appears synchroniously at the data output DO (see **Table 7**).

The transmission cycle begins when the chip is selected by the chip select not input CSN (H to L). After the CSN input returns from L to H, the word that has been read in becomes the new control word. The DO output switches to tristate status at this point, thereby releasing the DO bus for other usage.

The state of DI is shifted into the input register with every falling edge on CLK. The state of DO is shifted out of the output register after every rising edge on CLK. For more details of the SPI timing please refer to **Figure 11 to 15**.

CAN Bus Wiring Failure direct Read-out

The SPI output bit 0 for CAN bus wiring failure can be read out without SPI transmission directly via the CSN pin (CSN=LOW). A transition of the CSN pin signal from LOW to HIGH resets the SPI diagnosis bit 0.

Table 6 SPI Input Data Protocol Table 7 SPI Output Data Protocol

SPI CLK Monitoring during Cyclic Wake Mode

The TLE 6266 offers a feature to monitor the SPI clock signal (CLK pin) during the cyclic wake mode. If there are edges on the CLK signal, the IC performs a reset and the RO pin is set to LOW for t= t_{WDR} (after t_{WDR} a long open window is started and RO is HIGH again). This feature is activated if the CSN pin is set to HIGH.

6.8 Oscillator

The TLE 6266 has an internal oscillator with +/-15% accuracy. The typ. frequency of the oscillator is 125kHz. After an internal 64-times frequency divider, this gives an typ. cycle time t_{cyc} = 0.512ms. The frequency of the oscillator can be measured within the normal, the *V*bat stand-by and the RxD-only mode. This is a timebase test (see **Chapter 6.15**), activated via SPI input bit 3 and 4. During this test, the HS3-switch will be activated cyclically.

6.9 Window Watchdog and Reset

When the output voltage V_{CC} exceeds the reset threshold voltage V_{RT} the reset output RO is switched HIGH after a delay time t_{RD} . This is necessary for a defined start of the microcontroller when the application is switched on. As soon as an under-voltage condition of the output voltage (V_{CC} < V_{RT}) appears, the reset output RO is switched LOW again. The LOW signal is guaranteed down to an output voltage $V_{CC} \geq 1V$. Please refer to **Figure 17**, reset timing diagram.

In the cyclic wake HS OFF mode, the watchdog circuit is automatically disabled.Both, the undervoltage reset and the watchdog reset set all SPI input bits LOW.

Long Open Window

After the delayed reset (LOW to HIGH transition of RO) the window watchdog circuit is started by opening a long open window. The long open window allows the microcontroller to run his set-up and to trigger the watchdog via the SPI afterwards. Within the long open window period a watchdog trigger is alternating detected as a "rising" or "falling edge" by sampling a HIGH on the SPI input bit 0. The trigger is accepted when the CSN input becomes HIGH after the transmission of the SPI word. After every reset condition (watchdog reset, undervoltage reset) as well as a transition from every mode into the cyclic wake HS ON mode, the watchdog starts the long open window and the default value of the SPI input bit 0 is LOW.

Closed/Open Window

A correct watchdog trigger immediately results in starting the window watchdog by opening the closed window followed by the open window (see **Figure 18**). From now on the microcontroller has to service the watchdog trigger by inverting the SPI input bit 0 alternating. The "negative" or "positive" edge has to meet the open window time. A correct watchdog service immediately results in starting the next closed window. Please refer to **Figure 19**, watchdog timing diagram.

Watchdog Trigger Failure

If the trigger signal does not meet the open window a watchdog reset is created by setting the reset output RO low for t_{WDR} . Then the watchdog starts again by opening the long open window. In addition, the SPI output bit 2 is set HIGH until the next successful watchdog trigger, to monitor a watchdog reset. SPI output bit 2 is also HIGH until the watchdog is correctly triggered after power-up/start-up. For fail safe reasons the TLE6266 is automatically switched in V_{bat} stand-by mode if a watchdog trigger failure occurs.

6.10 High Side Switch 1

The high side output OUTH1 is able to switch loads up to 250 mA. Its on-resistance is 1.0 Ω typ. @ 25°C. This switch can be controlled either via the PWM input or the SPI input bit 1. When the input PWM is used, it has to be enabled by setting the SPI input bit 11 HIGH. In case of both control inputs being active the PWM signal is masked by the SPI signal (see **Figure 16**, High Side Switch 1 Timing Diagram).

The SPI output bit 14 monitors a thermal shutdown of the switches, whereas output bit 4 flags a thermal prewarning. So the microcontroller is able to reduce the power dissipation of the TLE 6266 by switching off functions of minor priority before the temperature threshold of the thermal shutdown is reached. Further OUTH1 is protected against short circuit and overload. The SPI output bit 1 indicates an overload of OUTH1. As soon as the under-voltage condition of the supply voltage is met ($V_S < V_{UVOFF}$), the switches are automatically disabled by the under-voltage lockout circuit. This is flagged by the SPI output bit 3. Moreover the switch is disabled when a reset occurs. After the second correct triggered watchdog, the switch is released for usage.

6.11 High Side Switch 2

The high side output OUTH2 is able to switch loads up to 250 mA. Its on-resistance is 1.0 Ω typ. @ 25°C. This switch is controlled via the SPI input bit 2.

The SPI output bit 14 monitors a thermal shutdown of the switches, whereas output bit 4 flags a thermal prewarning. So the microcontroller is able to reduce the power dissipation of the TLE 6266 by switching off functions of minor priority before the temperature threshold of the thermal shutdown is reached. As soon as the under-voltage condition of the supply voltage is met ($V_S < V_{UVOFF}$), the switches are automatically disabled by the under-voltage lockout circuit. This is flagged by the SPI output bit 3. Moreover the switch is disabled when a reset occurs. After the second correct triggered watchdog, the switch is released for usage.

6.12 High Side Switch 3

The high side output OUTH3 is able to switch loads up to 250 mA. Its ON-resistance is 1.0 Ω typ. @ 25°C. This switch is controlled via the SPI input bits 3 and 4. To supply external wake-up circuits in low power mode (cyclic wake mode), the output OUTH3 is

periodically activated by entering the cyclic wake HS ON mode. The autotiming period is programable via SPI (see **Table 2**).This has to be done, to minimize the current consumption depending on the cyclic wake time (see **Figure 21**).

In the cyclic wake mode, the PWM signal is used to switches HS3 from the cyclic HS ON to the cyclic HS OFF state, if correctly triggered within the long open window (see **Figure 17**). This is called the "fail-safe PWM" feature

The SPI output bit 14 monitors a thermal shutdown of the switches, whereas output bit 4 flags a thermal prewarning. So the microcontroller is able to reduce the power dissipation of the TLE 6266 by switching off functions of minor priority before the temperature threshold of the thermal shutdown is reached. As soon as the under-voltage condition of the supply voltage is met ($V_S < V_{UVOFF}$), the switches are automatically disabled by the under-voltage lockout circuit. This is flagged by the SPI output bit 3. Moreover the switch is disabled when a reset occurs. After the second correct triggered watchdog, the switch is released for usage.

6.13 Low Side Switches 1 & 2

The two low side outputs OUTL1 and OUTL2 are able to switch loads up to 100 mA. Their on-resistance is 1.5 Ω typ. @ 25°C. This switches are controlled via the SPI input bits 5 and 6. In case of high inrush currents a built in zener circuit (typ. 37 V) activates the switches to protect them.

The SPI diagnosis bit 14 monitors a thermal shutdown of the switches, whereas bit 4 flags a thermal prewarning. So the microcontroller is able to reduce the power dissipation of the TLE 6266 by switching off functions of minor priority before the temperature threshold of the thermal shutdown is reached. The SPI output bits 5/6 are giving a feedback about current status (ON/OFF) of OUTL1/OUTL2. As soon as the undervoltage condition of the supply voltage is met $(V_S < V_{UVOFF})$, the switches are automatically disabled by the under-voltage lockout circuit. This is flagged by the SPI diagnosis bit 3. In addition the outputs OUTL1 and OUTL2 are disabled when a reset occurs. After the second correct triggered watchdog, the switches are released for usage.

6.14 Wake Up Pin

This pin is used to wake up the TLE 6266 with an external signal from the μ C. The feature is active during cyclic HS OFF mode to switch the transceiver into the cyclic HS ON mode before starting up the μ C. A correct wake up signal is a rising edge at the WK pin during cyclic HS OFF mode. The WK pin has an implemented pull down resistance.

6.15 Timebase Test

This test is useful to measure the internal cycle time of the TLE 6266. The µC may use this information to activate special functions or routines in the cyclic wake mode, which

are depending on timing.(e.g. to switch on/off a LED after a certain number of cyclic HS ON conditions). During the long open window the timebase test is not available.

To measure the internal cyclic timing, the SPI input bit 3 and 4 have to be set HIGH. Then the HS3 switch is automatically enabled for 3 times during the closed window of the watchdog (see **Figure 7**). A correct SPI input word (with IBit 3 and 4 set HIGH) has to be read in first, to activate the timebase test. Due to he fact, that the input command gets activated after the CSN LOW to HIGH transition, it takes $t=t_{SYNC}$ to activate the timebase test. If this SPI input command is given within the open window, t_{SYNC} =max 500ns. If the command is given during closed window (this is not a watchdog trigger command) the synchronisation t_{SYNC} can last up to 500µs.

6.16 Flash program mode

To disable the watchdog feature a flash program mode is available. This mode is selected by applying a voltage of $6.8V < V_{PWM} < 7.2V$ at pin PWM. This is useful e.g. if the flash-memory of the micro has to be programmed and therefore a regular watchdog triggering is not possible. If the SPI is required in the flash program mode to change e.g. the mode of the TLE6266, the first input telegram has to be "00000000".

7 Explanation of the Mode Transitions

To better understand the description, the reader has to be familiar with the **Chapter 6**. All descriptions are starting from the normal mode, as the main operation mode. This means, the component was powered up before and after the power up procedure automaticaly in the V_{bat} stand-by mode.

Now, the watchdog circuit has to be operated correctly to switch the component in the other modes (details see **Chapter 6**). So the starting point is the TLE 6266 in normal mode with a correct triggered watchdog like shown in **Figure 8,9,10**.

Normal Mode and Cyclic HS ON

In normal mode, the watchdog has to be triggered within the open window with a dedicated SPI input command (Watchdog Trigger IBit 0, alternatively HIGH, LOW,...). The CAN bus communication is active and a message can be transfered/received. After the correct SPI input command to change into the Cyclic HS mode, the HS3 switch gets activated. In parallel a long open window is started, wich has to be triggered. This mode can be operated as long as the watchdog is triggered correctly. In this mode, no communication is possible but an external circuit can be supplied by HS3. CANL is pulled up to Vs by the RTL termination, CANH is pulled to GND via RTH.

Cyclic HS OFF mode

To switch from HS ON to HS OFF, the PWM input has to be triggered with a falling egde. This is called the PWM failsafe trigger to avoid unwanted transitions into the HS OFF mode. In the HS OFF mode the HS3 switch is deactivated and the lowest power consumption is achieved. The LDO monitors Vcc and switches on/off due to a special control mechanism explained in **Chapter 6.5**. Three possibilities can switch the TLE 6266 back to the cyclic wake HS ON mode:

7.1 CAN Bus Wake-Up

CANL is pulled to Vs. A signal transition at CANL below a certain wake-up threshold causes a wake up and automatic transition into the cyclic HS ON mode (see **Figure 8**). HS3 is activated again and also the long open window of the watchdog mechanism. The watchdog has to be triggered correctly from that time on. If the signal at the PWM pin makes a HIGH to LOW transition, the device switches to HS OFF again.

This wake up via the CAN bus message is flagged to the µC by setting the RxD output pin from HIGH to LOW. The reason for this behavior is to indicate the μ C a wake up request. Now, the µC is able to activate the whole module to serve the requested action by the bus system.

Figure 8 Cyclic Wake with CAN Message Wake-up

7.2 Wake-Up via Wake Pin

CANL is pulled to Vs. A signal transition at the wake pin WK from LOW to HIGH (rising edge) causes a wake up and automatic transition into the cyclic HS ON mode (see **Figure 9**). HS3 is activated again and also the long open window of the watchdog mechanism. The watchdog has to be triggered correctly from that time on. If the signal at the PWM pin makes a HIGH to LOW transition, the device switches to HS OFF again.

This wake up via the wake pin is comming from an external circuitry (switch, etc.) and is not flagged by the RxD.

Figure 9 Cyclic Wake with Wake Pin

7.3 Wake-Up Cyclic Wake Autotiming Function

CANL is pulled to Vs. After the transition from HS ON to HS OFF, an autotiming function is started. This is a timer controled by the internal oscillator, which can be programed by SPI IBit 12,13. If the timer exceeds the programed time this causes a wake up and automatic transition into the cyclic HS ON mode (see **Figure 10**). HS3 is activated again and also the long open window of the watchdog mechanism. The watchdog has to be triggered correctly from that time on. If the signal at the PWM pin makes a HIGH to LOW transition, the device switches to HS OFF again.

This wake up via the autotiming function is not flagged to the μ C by setting the RxD pin.

Figure 10 Cyclic Wake with Cyclic Wake Autotiming Function

8 Electrical Characteristics

8.1 Absolute Maximum Ratings

Voltages

Currents

8.1 Absolute Maximum Ratings (cont'd)

 $1)$ Not subject to production test - specified by design

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

8.2 Operating Range (cont'd)

Thermal Resistances

Thermal Prewarning and Shutdown (junction temperatures)

Note: Calculation of the junction temperature $T_j = T_{amb} + P \times R_{thj-a}$

8.3 Electrical Characteristics

 $9 \text{ V} < V_\text{S} < 16 \text{ V};$ $I_{\text{CC}} = -100 \text{ }\mu\text{A};$ normal mode; all outputs open; $-40 \text{ }^{\circ}\text{C} < T_\text{j} < 150 \text{ }^{\circ}\text{C};$ CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Quiescent current Pin $V_{\rm s}$

Voltage Regulator; Pin V_{cc}

Wake-up Input WK

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

1) measured when output voltage V_{CC} dropped 100 mV from the nom. value obtained at 13.5 V inp. voltage V_{S}

Oscillator

Reset Generator; Pin RO

 $9 \text{ V} < V_\text{S} < 16 \text{ V};$ $I_{\text{CC}} = -100 \text{ }\mu\text{A}$; normal mode; all outputs open; $-40 \text{ }^{\circ}\text{C} < T_\text{j} < 150 \text{ }^{\circ}\text{C}$; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

3 V Supervisor; (bit 7 of SPI output word)

Watchdog Generator

Under-Voltage Lockout (bit 3 of SPI output word)

PWM Input to control OUTH1; Pin PWM (high active)

 $9 \text{ V} < V_\text{S} < 16 \text{ V};$ $I_{\text{CC}} = -100 \text{ }\mu\text{A}$; normal mode; all outputs open; $-40 \text{ }^{\circ}\text{C} < T_\text{j} < 150 \text{ }^{\circ}\text{C}$; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Switches

High Side Output OUTH1; (controlled by PWM or bit 1 of SPI input word)

High Side Output OUTH2; (controlled by bit 2 of SPI input word)

 $9 \text{ V} < V_\text{S} < 16 \text{ V};$ $I_{\text{CC}} = -100 \text{ }\mu\text{A}$; normal mode; all outputs open; $-40 \text{ }^{\circ}\text{C} < T_\text{j} < 150 \text{ }^{\circ}\text{C}$; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

High Side Output OUTH3; (controlled by bit 3 and bit 4 of SPI input word)

Low Side Output OUTL1 (bit 5 of SPI input word)

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Low Side Output OUTL2 (bit 6 of SPI input word)

Timebase Test TBT(bit 4 of SPI input word)

 $9 \text{ V} < V_\text{S} < 16 \text{ V};$ $I_{\text{CC}} = -100 \text{ }\mu\text{A}$; normal mode; all outputs open; $-40 \text{ }^{\circ}\text{C} < T_\text{j} < 150 \text{ }^{\circ}\text{C}$; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

CAN-Transceiver

Receiver Output R×**D**

Transmission Input T×**D**

Bus Lines CANL, CANH

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

Termination Outputs RTL, RTH

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

CAN-Transceiver

Dynamic Characteristics

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

 $9 \text{ V} < V_\text{S} < 16 \text{ V};$ $I_{\text{CC}} = -100 \text{ }\mu\text{A}$; normal mode; all outputs open; $-40 \text{ }^{\circ}\text{C} < T_\text{j} < 150 \text{ }^{\circ}\text{C}$; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

SPI-Interface

Logic Inputs DI and CSN

Logic Output DO

Data Input Timing

Not subject to production test - specified by design

 $9 \text{ V} < V_\text{S}$ < 16 V; I_CC = -100 μ A; normal mode; all outputs open; $-40 \text{ °C} < T_\text{j}$ < 150 °C; CANtransceiver circuitry: -40 °C < T_i < 125 °C; all voltages with respect to ground; positive current defined flowing into pin; unless otherwise specified.

9 Timing Diagrams

Figure 11 Data Transfer Timing

Figure 12 SPI-Input Timing

Figure 13 Turn OFF/ON Time

Figure 14 DO Valid Data Delay Time and Valid Time

Figure 15 DO Enable and Disable Time

Figure 16 High Side Switch1 Timing Diagram

Figure 17 Cyclic Wake Timing Diagram

Figure 18 Watchdog Timeout Definitions

Figure 20 Reset Timing Diagram

Figure 21 Current Consumption during Cyclic Wake Mode

Figure 22 Timing Test Circuit

10 Application

Figure 23 Application Circuit

11 Package Outlines

Figure 24 The P-DSO-28-6 package

Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

Dimensions in mm